Udemy - Designing Digital Systems Using VHDL - An introduction

  • CategoryOther
  • TypeTutorials
  • LanguageEnglish
  • Total size3.3 GB
  • Uploaded Byfreecoursewb
  • Downloads34
  • Last checkedOct. 20th '21
  • Date uploadedOct. 17th '21
  • Seeders 9
  • Leechers8
Your ISP and Government can track your torrent activity! Hide your IP with a VPN!

Infohash : 6814F1C9346F6C03779A98E49825AAEC1E3EF56B

Designing Digital Systems Using VHDL - An introduction



Genre: eLearning | MP4 | Video: h264, 1280x720 | Audio: AAC, 44.1 KHz
Language: English | Size: 3.25 GB | Duration: 9h 45m
Build your foundation in digital domain by mastering VHDL and become a Digital Design Engineer - Rahsoft RAHDG432
What you'll learn
Basic Concepts of Digital Electronics
Sequential vs combinational
SR Latch
Flip Flops
PLD Family
FPGA Basics
VHDL Basics
FIFO
ISE Software
Generic
Synchronizing
Test Bench
ISE Simulation
BCD code to Excess-3
Demultiplexer
Hierarchical and External Naming

Description
Description

In RAHDG 432 we’ll Focus on designing different types of digital systems using VHDL language code then we simulate those in the ISE software and at the end we do the implementation. It includes Design and analysis of latches and flip-flops. Number of digital designs have been designed in VHDL language to make you understand them better.

This course describes the different types of design units in VHDL such as entity, architecture, configuration, package and package body. The design and analysis of synchronous state machines. State minimization and introduction to state assignment. Each topic will have many examples which goes over them briefly with different parts. By end of chapter 2 and 4 there will be a quiz for you to test your understanding of that specific chapter.

https://CourseBoat.com

Files:

[ CourseBoat.com ] Udemy - Designing Digital Systems Using VHDL - An introduction
  • Get Bonus Downloads Here.url (0.2 KB)
    • ~Get Your Files Here ! 1. Introduction
    • 1. Uses of VHDL.mp4 (18.6 MB)
    • 1. Uses of VHDL.srt (2.3 KB)
    • 2. Before we start.mp4 (15.9 MB)
    • 2. Before we start.srt (2.1 KB)
    • 3. Verilog vs VHDL.mp4 (20.0 MB)
    • 3. Verilog vs VHDL.srt (2.8 KB)
    • 4. Reprogammable Devices.mp4 (21.3 MB)
    • 4. Reprogammable Devices.srt (4.8 KB)
    2. basic concepts of digital
    • 1. Basic Concepts of Digital.mp4 (19.3 MB)
    • 1. Basic Concepts of Digital.srt (1.8 KB)
    • 10. SR Latch.mp4 (13.1 MB)
    • 10. SR Latch.srt (2.0 KB)
    • 11. SR Latch.mp4 (22.6 MB)
    • 11. SR Latch.srt (4.2 KB)
    • 12. SR Latch.mp4 (30.4 MB)
    • 12. SR Latch.srt (5.0 KB)
    • 13. SR Latch.mp4 (30.0 MB)
    • 13. SR Latch.srt (4.2 KB)
    • 14. SR Latch.mp4 (18.8 MB)
    • 14. SR Latch.srt (2.3 KB)
    • 15. SR Latch.mp4 (8.5 MB)
    • 15. SR Latch.srt (1.1 KB)
    • 16. SR Latch.mp4 (22.5 MB)
    • 16. SR Latch.srt (4.2 KB)
    • 17. SR Latch.mp4 (8.3 MB)
    • 17. SR Latch.srt (1.1 KB)
    • 18. Timing Diagram.mp4 (24.4 MB)
    • 18. Timing Diagram.srt (4.9 KB)
    • 19. SR Latch Timing Diagram.mp4 (11.6 MB)
    • 19. SR Latch Timing Diagram.srt (2.3 KB)
    • 2. Basic Concepts of Digital.mp4 (42.9 MB)
    • 2. Basic Concepts of Digital.srt (4.8 KB)
    • 20. SR Latch State Diagram.mp4 (27.5 MB)
    • 20. SR Latch State Diagram.srt (6.2 KB)
    • 21. SR Latch.mp4 (21.6 MB)
    • 21. SR Latch.srt (6.2 KB)
    • 22. SR Latch with Enable.mp4 (17.4 MB)
    • 22. SR Latch with Enable.srt (3.7 KB)
    • 23. D Latch.mp4 (24.6 MB)
    • 23. D Latch.srt (4.4 KB)
    • 24. D Latch Timing Diagram.mp4 (15.7 MB)
    • 24. D Latch Timing Diagram.srt (4.5 KB)
    • 25. D Latch characteristic.mp4 (20.5 MB)
    • 25. D Latch characteristic.srt (4.1 KB)
    • 26. D Latch with transmission gate.mp4 (9.8 MB)
    • 26. D Latch with transmission gate.srt (2.5 KB)
    • 27. D Latch with transmission gate.mp4 (21.9 MB)
    • 27. D Latch with transmission gate.srt (4.1 KB)
    • 28. JK Latch.mp4 (13.2 MB)
    • 28. JK Latch.srt (3.2 KB)
    • 29. JK Latch.mp4 (20.3 MB)
    • 29. JK Latch.srt (6.0 KB)
    • 3. Basic Concepts of Digital.mp4 (13.2 MB)
    • 3. Basic Concepts of Digital.srt (1.5 KB)
    • 30. Flip Flops.mp4 (18.7 MB)
    • 30. Flip Flops.srt (4.1 KB)
    • 31. Flip Flops.mp4 (30.1 MB)
    • 31. Flip Flops.srt (5.0 KB)
    • 32. D Flip Flops.mp4 (9.1 MB)
    • 32. D Flip Flops.srt (2.3 KB)
    • 33. D Flip Flops.mp4 (28.0 MB)
    • 33. D Flip Flops.srt (4.8 KB)
    • 34. D Flip Flops.mp4 (20.4 MB)
    • 34. D Flip Flops.srt (4.0 KB)
    • 35. D Flip Flops.mp4 (17.3 MB)
    • 35. D Flip Flops.srt (2.8 KB)
    • 36. Latch vs Flip Flop.mp4 (8.4 MB)
    • 36. Latch vs Flip Flop.srt (1.2 KB)
    • 37. Latch vs Flip Flop.mp4 (22.0 MB)
    • 37. Latch vs Flip Flop.srt (2.8 KB)
    • 38. Latch vs Flip Flop.mp4 (25.5 MB)
    • 38. Latch vs Flip Flop.srt (3.5 KB)
    • 39. Rising Edge D-FF.mp4 (16.2 MB)
    • 39. Rising Edge D-FF.srt (4.4 KB)
    • 4. Sequential vs combinational.mp4 (13.2 MB)
    • 4. Sequential vs combinational.srt (4.2 KB)
    • 40. Rising Edge D-FF.mp4 (21.1 MB)
    • 40. Rising Edge D-FF.srt (3.8 KB)
    • 41. Master Slave FF.mp4 (23.9 MB)
    • 41. Master Slave FF.srt (4.4 KB)
    • 42. T Flip Flop.mp4 (13.6 MB)
    • 42. T Flip Flop.srt (3.4 KB)
    • 43. Asynchronous Preset.mp4 (13.5 MB)
    • 43. Asynchronous Preset.srt (3.3 KB)
    • 44. Synchronous Reset.mp4 (25.8 MB)
    • 44. Synchronous Reset.srt (4.7 KB)
    • 45. Additional Inputs of Flip Flop.mp4 (9.4 MB)
    • 45. Additional Inputs of Flip Flop.srt (2.7 KB)
    • 46. Setup time, Hold Time, Delay types.mp4 (12.7 MB)
    • 46. Setup time, Hold Time, Delay types.srt (2.8 KB)
    • 47. Setup time, Hold Time, Delay types.mp4 (37.0 MB)
    • 47. Setup time, Hold Time, Delay types.srt (4.5 KB)
    • 48. Timing Requirements.mp4 (18.6 MB)
    • 48. Timing Requirements.srt (4.8 KB)
    • 49. Timing Requirements.mp4 (9.2 MB)
    • 49. Timing Requirements.srt (1.6 KB)
    • 5. Sequential vs combinational.mp4 (9.0 MB)
    • 5. Sequential vs combinational.srt (2.3 KB)
    • 50. Timing Requirements.mp4 (35.8 MB)
    • 50. Timing Requirements.srt (5.0 KB)
    • 51. Timing Requirements.mp4 (21.4 MB)
    • 51. Timing Requirements.srt (3.7 KB)
    • 52. Synchronous vs Asynchronous.mp4 (48.5 MB)
    • 52. Synchronous vs Asynchronous.srt (6.0 KB)
    • 53. Clock Signals.mp4 (9.1 MB)
    • 53. Clock Signals.srt (1.6 KB)
    • 54. Synchronous circuits.mp4 (17.6 MB)
    • 54. Synchronous circuits.srt (4.2 KB)
    • 55. Sequential circuit analysis.mp4 (6.2 MB)
    • 55. Sequential circuit analysis.srt (1.1 KB)
    • 56. Sequential circuit.mp4 (14.2 MB)
    • 56. Sequential circuit.srt (2.0 KB)
    • 57. Sequential circuit.mp4 (26.6 MB)
    • 57. Sequential circuit.srt (4.8 KB)
    • 58. Sequential circuit.mp4 (17.7 MB)
    • 58. Sequential circuit.srt (2.5 KB)
    • 59. Sequential circuit.mp4 (26.0 MB)
    • 59. Sequential circuit.srt (4.3 KB)
    • 6. Sequential logic idea.mp4 (24.6 MB)
    • 6. Sequential logic idea.srt (3.9 KB)
    • 60. Sequential circuit.mp4 (25.7 MB)
    • 60. Sequential circuit.srt (4.9 KB)
    • 61. State table.mp4 (16.1 MB)
    • 61. State table.srt (2.5 KB)

Code:

  • udp://tracker.torrent.eu.org:451/announce
  • udp://tracker.tiny-vps.com:6969/announce
  • http://tracker.foreverpirates.co:80/announce
  • udp://tracker.cyberia.is:6969/announce
  • udp://exodus.desync.com:6969/announce
  • udp://explodie.org:6969/announce
  • udp://tracker.opentrackr.org:1337/announce
  • udp://9.rarbg.to:2780/announce
  • udp://tracker.internetwarriors.net:1337/announce
  • udp://ipv4.tracker.harry.lu:80/announce
  • udp://open.stealth.si:80/announce
  • udp://9.rarbg.to:2900/announce
  • udp://9.rarbg.me:2720/announce
  • udp://opentor.org:2710/announce